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Time-Dependent Dielectric Breakdown (TDDB)
In very small devices the creation of a two-trap percolation cluster is interpreted as a soft BD (SBD). This means that the SILC in Fig. 1 can also be interpreted as being caused by multiple SBDs. Consistent with theory [6] , the SBD Weibull distribution (Fig. 7 ) has a slope of ~0.7, identical to the SILC power law exponent.
In stacks with metal gates the SBD develops after some wear out time into an abrupt hard BD (HBD) [7] . This is different to the case of poly-Si gates where a slow wear out ends with a gradual current run away [8] . The different evolution of the BD path conductivity in metal and poly-Si gated devices is probably due to the difference in the ballasting resistance that limits the positive feed-back mechanism that controls the SBD to HBD transition.
We found that the time between SBD and HBD can also be described by a Weibull distribution and consequently the HBD distribution is a convolution of two Weibull distributions (in case no multiple BD's occur) [9] . If the SBD is overlooked or ignored and the HBD distribution is approximated by a Weibull distribution, its slope will be voltage and area dependent (Fig. 8 ), leading to confusion and errors when predicting the stack reliability.
Correct low voltage extrapolations of t HBD are done in 2 steps. 1) Determine t SBD vs. V G and use the conventional area and percentile scaling laws. 2) Add the leakage path wear out time t wearout . The area scaling on t SBD is, however, irrelevant at low V G because t wearout >> t SBD , and the reliability can be determined directly by extrapolating t HBD to low voltage without any area scaling! Because of the slow wear out phase, t HBD for HfO 2 is sufficiently high at low voltage ( fig. 9 ). The main reliability problem of these sub-1nm EOT high k/metal gate stacks is therefore the strong gate leakage current increase due to multiple SBDs.
Conclusions
We demonstrated that a 0.9 nm EOT ALD HfO 2 /TaN gate stack can be intrinsically reliable for TDDB under CVS. During degradation, single traps and two-trap clusters are formed in the HfO 2 , the latter giving rise to a considerable SILC. The two-trap clusters wear out with time leading to HBD, but at operating conditions this takes longer than the required lifetime. The main reliability issue for thin HfO 2 stacks is therefore the SILC, which has to be taken into account by circuit designers. Especially at 398 K, the data are in a sufficiently wide V G range to allow a clear discrimination between a linear (log(t) vs. VG) and power law. 
